### **INTEGRATED CIRCUITS**

## DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# 74HC/HCT109 Dual JK flip-flop with set and reset; positive-edge trigger

Product specification Supersedes data of December 1990 File under Integrated Circuits, IC06 1997 Nov 25





# Dual JK flip-flop with set and reset; positive-edge trigger

### 74HC/HCT109

#### **FEATURES**

• J, K inputs for easy D-type flip-flop

• Toggle flip-flop or "do nothing" mode

· Output capability: standard

• I<sub>CC</sub> category: flip-flops

#### **GENERAL DESCRIPTION**

The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT109 are dual positive-edge triggered,  $J\overline{K}$  flip-flops with individual J,  $\overline{K}$  inputs, clock (CP) inputs, set

 $(\overline{S}_D)$  and reset  $(\overline{R}_D)$  inputs; also complementary Q and  $\overline{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and  $\overline{K}$  inputs control the state changes of the flip-flops as described in the mode select function table.

The J and  $\overline{K}$  inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The  $J\overline{K}$  design allows operation as a D-type flip-flop by tying the J and  $\overline{K}$  inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

CVMPOL	PARAMETER	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	НС	нст	ONL	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay					
	nCP to nQ, $n\overline{Q}$		15	17	ns	
	$n\overline{S}_D$ to $nQ$ , $n\overline{Q}$	$C_L = 15 \text{ pF};$ $V_{CC} = 5 \text{ V}$	12	14	ns	
	$n\overline{R}_D$ to $nQ$ , $n\overline{Q}$	VCC = 3 V	12	15	ns	
f <sub>max</sub>	maximum clock frequency		75	61	MHz	
Cı	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	20	22	pF	

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

fo = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$ 

 $C_L$  = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I$  = GND to  $V_{CC}$  For HCT the condition is  $V_I$  = GND to  $V_{CC}$  – 1.5 V.

#### ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


# Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger


### 74HC/HCT109

#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	$1\overline{R}_D$ , $2\overline{R}_D$	asynchronous reset-direct input (active LOW)
2, 14, 3, 13	1J, 2J, 1 <del>K</del> , 2 <del>K</del>	synchronous inputs; flip-flops 1 and 2
4, 12	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
5, 11	$1\overline{S}_D$ , $2\overline{S}_D$	asynchronous set-direct input (active LOW)
6, 10	1Q, 2Q	true flip-flop outputs
7, 9	1\overline{Q}, 2\overline{Q}	complement flip-flop outputs
8	GND	ground (0 V)
16	$V_{CC}$	positive supply voltage







# Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

### 74HC/HCT109




Fig.4 Functional diagram.

#### **FUNCTION TABLE**

OPERATING			OUTPUTS				
MODE	$\overline{S}_{D}$	$\overline{R}_D$	СР	J	K	Q	Q
asynchronous set	L	Н	Х	Х	Х	Н	L
asynchronous reset	Н	L	Х	X	Х	L	Н
undetermined	L	L	Х	X	Х	Н	Н
toggle	Н	Н	1	h	I	q	q
load "0" (reset)	Н	Н	1	I	I	L	Н
load "1" (set)	Н	Н	1	h	h	Н	L
hold "no change"	Н	Н	1	I	h	q	q

#### **Notes**

1. H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

 $I = LOW \ voltage \ level \ one \ set-up \ time \ prior \ to \ the \ LOW-to-HIGH \ CP \ transition$   $q = lower \ case \ letters \ indicate \ the \ state \ of \ the \ referenced \ output \ one \ set-up \ time \ prior \ to \ the \ LOW-to-HIGH \ CP \ transition$ 

X = don't care

↑ = LOW-to-HIGH CP transition



#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

# Dual JK flip-flop with set and reset; positive-edge trigger

74HC/HCT109

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard  $I_{CC}$  category: flip-flops

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (°		TEST CONDITIONS				
CYMPOL	PARAMETER				74HC			WAVEFORMS			
SYMBOL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(',	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ, nQ		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.6
t <sub>PLH</sub>	propagation delay nS <sub>D</sub> to nQ		30 11 9	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig.7
t <sub>PHL</sub>	propagation delay nS <sub>D</sub> to nQ		41 15 12	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.7
t <sub>PHL</sub>	propagation delay nR <sub>D</sub> to nQ		41 15 12	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig.7
t <sub>PLH</sub>	propagation delay nR <sub>D</sub> to nQ		39 14 11	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig.7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.6
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.6
t <sub>W</sub>	set or reset pulse width HIGH or LOW	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7
t <sub>rem</sub>	removal time $n\overline{S}_D$ , $n\overline{R}_D$ to $nCP$	70 14 12	19 7 6		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.7
t <sub>su</sub>	set-up time nJ, nK to nCP	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.6
t <sub>h</sub>	hold time nJ, nK to nCP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.6
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	22 68 81		5.0 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.6

# Dual JK flip-flop with set and reset; positive-edge trigger

### 74HC/HCT109

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I<sub>CC</sub> category: flip-flops

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER	74HCT										
STWIBOL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		( ' '		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ, nQ		20	35		44		53	ns	4.5	Fig.6	
t <sub>PLH</sub>	propagation delay nS <sub>D</sub> to nQ		13	26		33		39	ns	4.5	Fig.7	
t <sub>PHL</sub>	propagation delay nS <sub>D</sub> to nQ		19	35		44		53	ns	4.5	Fig.7	
t <sub>PHL</sub>	propagation delay nR <sub>D</sub> to nQ		19	35		44		53	ns	4.5	Fig.7	
t <sub>PLH</sub>	propagation delay nR <sub>D</sub> to nQ		16	32		40		48	ns	4.5	Fig.7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.6	
t <sub>W</sub>	clock pulse width HIGH or LOW	18	9		23		27		ns	4.5	Fig.6	
t <sub>W</sub>	set or reset pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig.7	
t <sub>rem</sub>	removal time nSD, nRD to nCP	16	8		20		24		ns	4.5	Fig.7	
t <sub>su</sub>	set-up time nJ, nK to nCP	18	8		23		27		ns	4.5	Fig.6	
t <sub>h</sub>	hold time nJ, nK to nCP	3	-3		3		3		ns	4.5	Fig.6	
f <sub>max</sub>	maximum clock pulse frequency	27	55		22		18		MHz	4.5	Fig.6	

# Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

### 74HC/HCT109

#### **AC WAVEFORMS**





Fig.6 Waveforms showing the clock (nCP) to output (nQ,  $n\overline{Q}$ ) propagation delays, the clock pulse width, the nJ,  $n\overline{K}$  to nCP set-up, the nCP to nJ,  $n\overline{K}$  hold times, the output transition times and the maximum clock pulse frequency.



# Dual JK flip-flop with set and reset; positive-edge trigger

### 74HC/HCT109

#### **SOLDERING**

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### DIP

#### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### SO, SSOP and TSSOP

#### REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO, SSOP and TSSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method.

Typical reflow temperatures range from 215 to 250  $^{\circ}$ C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45  $^{\circ}$ C.

#### WAVE SOLDERING

Wave soldering can be used for all SO packages. Wave soldering is **not** recommended for SSOP and TSSOP packages, because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering is used - and cannot be avoided for SSOP and TSSOP packages - the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

#### Even with these conditions:

- Only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).
- Do not consider wave soldering TSSOP packages with 48 leads or more, that is TSSOP48 (SOT362-1) and TSSOP56 (SOT364-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300  $^{\circ}$ C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

1997 Nov 25

# Dual JK flip-flop with set and reset; positive-edge trigger

### 74HC/HCT109

#### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

1997 Nov 25